

SPECIFICATION

Electronic Version 1.2.8

Stylesheet Version 1.0

[METHOD FOR UPDATING FIRMWARE OF OPTICAL DISK SYSTEM]

Background of Invention

[0001] 1. Field of the Invention

[0002] The present invention relates to an optical disk system, and more specifically, to an improved method for updating firmware of the optical disk system.

[0003] 2. Description of the Prior Art

[0004] Recently, optical disk systems have experienced a sharp rise in popularity. Due to the constant development of optical disk systems, improvements are constantly being made. However, these improvements are not limited only to new optical disk systems. It is sometimes possible to add features or improvements to an existing optical disk system through a firmware update. One such method for updating firmware in an optical disk system is disclosed by Hu in U.S. Patent Number 6,170,043, entitled "Method for controlling an optic disk". The prior art device is able to use updated firmware stored on either an optical disk or on a computer to update the firmware of the optical disk system.

[0005] Please refer to Fig.1. Fig.1 is a block diagram of an optical disk system and its periphery units according to the prior art. In Fig.1, an optical disk system control chip 200 is used to update firmware information, which is stored in a memory 210, such as a flash memory 210 or an electrical erasable programmable ROM (EEPROM). The system control chip 200 includes an extra memory 202, such as a dynamic random access memory (DRAM), a microprocessor 204, a decoder 206, and a controller 208. The microprocessor 204 is separately coupled to the extra memory 202, the decoder

206, the controller 208, and the flash memory 210 so as to directly control the controller 208 and the decoder 206, and directly access the flash memory 210 and the extra memory 202. The decoder 206 and the controller 208 are also coupled together. The controller 208 is used to receive external control signals and information, such as control signals from a radio-frequency (RF) amplifier and controller 110 and information stored in an optical disk such as a digital versatile disk (DVD) or a compact disk (CD) 100 through the RF amplifier and controller 110. The decoder 206 is coupled to a buffer memory 212 external to the system control chip 200. The buffer memory 212 may be a DRAM and can communicate with a computer 216 through a main board interface 214. The main board interface 214 can be an IDE interface, an EIDE interface, a SCSI interface, an RS232 interface, a USB interface, or an IEEE 1394 interface.

[0006] When the optical disk system is operated in normal mode, in which there is no need to update firmware information, the microprocessor 204 reads information stored in the flash memory 210 through a data bus, which is schematically illustrated in Fig.1 by the lines connecting each unit. The data bus provides the necessary couplings between each unit. In this normal mode, the flash memory 210 is used as a memory space for a system program to store all execution instructions. The extra memory 202 is used as a memory space to store general information, such as information from the optical disk 100.

[0007] In general, when the computer 216 is turned on or reset, the microprocessor 204 first initializes the optical disk system, and stays at queue status to receive a command from the computer 216 so as to start to read information from the optical disk 100. When the computer 216 sends the command to request a read, the microprocessor 204 then sends desired parameters out to control the controller 208 and the decoder 206 so as to drive a motor and an optical pickup head (not shown) to read information of the optical disk 100. The information of the optical disk 100 is decoded and corrected, if it is necessary, by the decoder 206 and then is stored in the buffer memory 212. The computer 216 can therefore read the information stored in the buffer memory 212 through the main board interface 214 and the decoder 206. At this stage, the extra memory 202 is used to store general information, and the flash memory 210 is used to store the system program, which is used to operate the optical

disk system.

[0008] In an update programming mode, the optical disk system needs to update firmware information. An update program can be installed into the optical disk system by reading the update program off of the optical disk 100, or by executing special installation software that has been downloaded onto the computer 216. The update program includes a program code, and an update program routine. The program code is treated as data that is to be updated. The update program, usually, will issue a flash memory command to update the flash memory 210. In this update mode, the extra memory 202 is used to store the update program routine, and the program code data is first stored in the buffer memory 212.

[0009] The microprocessor 204 reads instructions, which reside in the update program routine, from the extra memory 202 and executes the instructions. The program code data stored in the buffer memory 212 is sequentially written into the flash memory 210, which serves as a memory space for the program code data. Here, the program code is treated as data of the firmware information to be updated. A checksum of the program code data from the buffer memory 212 is calculated and compared with a checksum of the program code written into the flash memory 210 to check for errors occurring during the writing process. After the firmware in the flash memory 210 is updated, the system program information residing in the firmware is executed.

[0010] For a concise summary of the above description, please refer to Fig.2. Fig.2 is a flowchart illustrating the firmware updating procedure according to the prior art.

[0011] Step 300:

[0012] Determine if the updated firmware resides on the optical disk 100 or on an external source such as the computer 216; if the firmware is on the optical disk 100, go to step 302; if not, go to step 304;

[0013] Step 302:

[0014] Copy the program code from the optical disk 100 to the buffer memory 212, and copy the update program routine from the optical disk 100 to the extra memory 202; at this point, the microprocessor 204 treats the flash memory 210 as data access

memory and treats the extra memory 202 as execution program memory; go to step 306;

[0015] Step 304:

[0016] Copy the program code from the external source to the buffer memory 212, and copy the update program routine from the external source to the extra memory 202; at this point, the microprocessor 204 treats the flash memory 210 as data access memory and treats the extra memory 202 as execution program memory; and

[0017] Step 306:

[0018] Execute the update program routine stored in the extra memory 202; this writes the program code stored in the buffer memory 212 into the flash memory 210 in order to update the firmware information stored in the flash memory 210; the flash memory 210 is then treated as execution program memory the extra memory 202 is treated as data access memory, and the system program information residing in the flash memory 210 is executed.

[0019] Please refer to Fig.3. Fig.3 is a block diagram illustrating a transition of switching from execution of the update program routine stored in the extra memory 202 to execution of the system program information stored in the flash memory 210. As just stated in step 306, the update program routine stored in the extra memory 202 is executed by the microprocessor 204 in order to write the program code stored in the buffer memory 212 into the flash memory 210. After successful execution of the update program routine, the firmware in the flash memory 210 is updated. The microprocessor 204 then switches from executing the update program routine located in the extra memory 202 to executing the system program information stored in the flash memory 210.

[0020] Unfortunately, after the switch, a program counter of the microprocessor 204 may contain a value that would not allow for a smooth transition from execution of the update program routine located in the extra memory 202 to execution of the system program located in the flash memory 210, and the microprocessor 204 may begin executing code located in a problem area 260 of the flash memory 210. This problem could occur if the new firmware information stored in the flash memory 210 is of a

different length than the old firmware information. For example, suppose that immediately after updating the firmware in the flash memory 210, the microprocessor 204 was supposed to execute a "jump" or "return" statement in the firmware. However, since the firmware has now been updated, an "if" statement now resides where the "jump" or "return" statement used to be. This changed area of the flash memory 210 where the microprocessor 204 will execute from is labeled as the problem area 260 in Fig.3. The area immediately preceding the problem area is labeled as a kernel area 250. When the microprocessor 204 executes firmware instructions located in the problem area 260, unknown consequences may occur, and the microprocessor 204 may fail to execute properly.

Summary of Invention

[0021] It is therefore a primary objective of the claimed invention to provide a method for updating firmware information of an optical disk system in order to solve the above-mentioned problems.

[0022] According to the claimed invention, an update method is used in an optical disk system to update firmware information stored in a firmware memory. The method includes fetching program code and an update program routine from an update source, storing the program code into a first buffer, storing the update program routine into a second buffer, executing the update program routine stored in the second buffer, and using the update program routine to write the program code stored in the first buffer into the firmware memory to update the firmware information, changing a value of a program counter of the microprocessor such that the microprocessor executes the program code stored in the firmware memory at a predetermined location of the program code instead of executing a next instruction in the program code located after the current position of the program counter, and using the program code as updated firmware information to control the optical disk system.

[0023] It is an advantage of the claimed invention that the value of the program counter of the microprocessor is changed so that the microprocessor can execute program code located at the predetermined location of the firmware instead of executing the next instruction. This will prevent the microprocessor from executing unknown instructions located in the middle of the newly updated firmware that could cause the

microprocessor to stop working properly, and instead will allow the microprocessor to begin executing from a known location in the firmware.

[0024] These and other objectives of the claimed invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment, which is illustrated in the various figures and drawings.

Brief Description of Drawings

[0025] Fig.1 is a block diagram of an optical disk system and its periphery units according to the prior art.

[0026] Fig.2 is a flowchart illustrating a firmware updating procedure according to the prior art.

[0027] Fig.3 is a block diagram illustrating a transition of switching from execution of an update program routine stored in an extra memory to execution of system program information stored in a flash memory according to the prior art.

[0028] Fig.4 is a block diagram of an optical disk system according to the present invention.

[0029] Fig.5 is a flowchart illustrating a method of updating firmware in an optical disk system according to the present invention.

[0030] Fig.6 is a block diagram illustrating control circuitry that is used to provide a reset signal to a microprocessor of the optical disk system of the present invention.

[0031] Fig.7 is a timing diagram showing a relationship between control signals used in the control circuitry.

Detailed Description

[0032]

Please refer to Fig.4. Fig.4 is a block diagram of an optical disk system according to the present invention. The optical disk system shown in Fig.4 is identical to the optical disk system shown in Fig.1 except for the addition of control circuitry 500. The control circuitry 500 is connected to the microprocessor 204 to help control operation of the microprocessor 204, as will be thoroughly explained below. Since all other

components are the same, the reference numbers used in Fig.4 and in the following description will be the same numbers used in Fig.1.

[0033] Please refer to Fig.5. Fig.5 is a flowchart illustrating a method of updating firmware in an optical disk system according to the present invention. Notice that all steps in the flowchart are identical to the steps in the prior art method shown in Fig.2 except for a new step 408.

[0034] Step 400:

[0035] Determine if the updated firmware resides on the optical disk 100 or on an external source such as the computer 216; if the firmware is on the optical disk 100, go to step 402; if not, go to step 404;

[0036] Step 402:

[0037] Copy the program code from the optical disk 100 to the buffer memory 212, and copy the update program routine from the optical disk 100 to the extra memory 202; at this point, the microprocessor 204 treats the flash memory 210 as data access memory and treats the extra memory 202 as execution program memory; go to step 406;

[0038] Step 404:

[0039] Copy the program code from the external source to the buffer memory 212, and copy the update program routine from the external source to the extra memory 202; at this point, the microprocessor 204 treats the flash memory 210 as data access memory and treats the extra memory 202 as execution program memory;

[0040] Step 406:

[0041] Execute the update program routine stored in the extra memory 202; this writes the program code stored in the buffer memory 212 into the flash memory 210 in order to update the firmware information stored in the flash memory 210; the flash memory 210 is then treated as execution program memory the extra memory 202 is treated as data access memory; and

[0042] Step 408:

[0043] Change a value of the program counter of the microprocessor 204 such that the microprocessor 204 executes the program code stored in the flash memory 210 at a predetermined location of the program code instead of executing a next instruction in the program code located after the current position of the program counter; the system program information residing at the predetermined location of the flash memory 210 is executed in order to control the optical disk system.

[0044] As can be seen from the flowchart in Fig.5, the present invention method adds an additional step (step 408) to the firmware updating method of the prior art. This step involves changing the value of the program counter of the microprocessor 204, which is preferably accomplished by resetting the microprocessor 204 after successfully storing the updated firmware in the flash memory 210. Resetting the microprocessor 204 will automatically reset the program counter of the microprocessor 204 back to a predetermined value, and will allow the microprocessor 204 to start executing instructions in the firmware from a predetermined starting location.

[0045] Besides resetting the microprocessor 204, another way of changing the value of the program counter is by having the microprocessor 204 execute a "jump" or "return" statement that would change the program counter of the microprocessor 204 to a predetermined value, which could also be the same predetermined value that would be used if the microprocessor 204 was reset. By executing the "jump" or "return" statement after switching the program source of microprocessor 204 from the extra memory 202 to the flash memory 210, the microprocessor 204 can start to execute instructions in the firmware from a predetermined starting location. However, this method can only be executed when the "jump" or "return" statement in the extra memory 202 is located in the same address as the "jump" or "return" statement in the flash memory 210 (program counters have the same value). Concerns regarding the use of the "jump" or "return" statement in the present invention are the same concerns present in the prior art. Since the prior art did not use the hardware method to change program counter to the predetermined value, the firmware has to use the "jump" or "return" method. Moreover, the programmer who develops the firmware should take notice of this issue, otherwise, the program counter will contain an unexpected value after the program source of microprocessor 204 switches from the extra memory 202

to the flash memory 210. In general, the programmer should confirm that after updating the firmware in the flash memory 210, the kernel area 250 is same as the program in the extra memory 202. This is the easiest way to make sure that the address of the "jump" or "return" statement is the same in the extra memory 202 and the flash memory 210.

[0046] Each of these techniques for changing the program counter of the microprocessor 204 will prevent the problem of the prior art method from occurring. That is, instead of having the microprocessor 204 execute unknown instructions in the flash memory 210 after the firmware is updated, the microprocessor 204 can instead begin executing instructions from a known, predetermined location of the updated firmware. On the other hand, the prior art method requires the use of the "jump" or "return" method, and the programmer needs to pay special attention to write the update program subroutine very carefully. Therefore, by using the present invention method, the microprocessor 204 will not stop working properly as a result of executing unknown instructions, even if the update program subroutine is different from the information stored in the kernel area 250 of the firmware memory 210 after a successful firmware update.

[0047] Please refer to Fig.6 and Fig.7. Fig.6 is a block diagram illustrating the control circuitry 500 that is used to provide a reset signal Reset_MicroP to the microprocessor 204 of the optical disk system of the present invention. Fig.7 is a timing diagram showing a relationship between control signals used in the control circuitry 500. Two control signals, a Select_External_Flash signal and a Reboot_From_Zero signal, are used to trigger the Reset_MicroP signal that is used to reset the microprocessor 204. The Select_External_Flash signal is active each time the microprocessor 204 accesses the flash memory 210, and each time the microprocessor 204 writes updated firmware into the flash memory 210.

[0048] As shown in Fig.7, when the microprocessor 204 begins writing the updated firmware into the flash memory 210 at time t0, a CPU_Flash_Download signal is active, and the Select_External_Flash signal is triggered each time the microprocessor 204 accesses the flash memory 210 in order to write the new firmware into the flash memory 210. The Reboot_From_Zero signal is automatically activated by the update

program routine that the microprocessor 204 executes during the update process.

The Reboot_From_Zero signal can be given a value of "1" after an nth access to the flash memory 210 as indicated by the Select_External_Flash signal, or can be given the value of "1" when the microprocessor makes its last access to the flash memory 210 during the process of updating the firmware.

[0049] As can be seen in Fig.6, the control circuitry 500 contains an AND gate 502 that receives the Select_External_Flash signal and the Reboot_From_Zero signal. When these two signals both have a value equal to "1", a value of "1" is outputted from the AND gate 502 into a flip-flop 506. As shown at time t1 of Fig.7, the flip-flop 506 receives the input value when a negative edge of the Select_External_Flash signal is received by a clock input of the flip-flop 506. The flip-flop 506 then outputs the Reset_MicroP signal, which is used to reset the microprocessor 204.

[0050] In addition to the two input signals Select_External_Flash and Reboot_From_Zero, other input signals can be used with the control circuitry 500 as well. As shown in Fig.6, other logic circuitry 504 can be used to receive other control signals Other_Inputs and a clock CLK. Using the other logic circuitry 504, additional conditions and control circuitry can be used in order to generate the Reset_MicroP signal for resetting the microprocessor 204. Use of the clock CLK makes the control circuitry 500 a synchronous design. Instead, the control circuitry could be made asynchronous by replacing the clock CLK signal with a handshaking signal used by the microprocessor 204 to handshake with the flash memory 210.

[0051] Compared to the prior art method of updating firmware information of an optical disk system, the present method ensures that the microprocessor of the optical disk system will be able to function normally after the update. This is accomplished by either resetting the microprocessor or by executing a "jump" (or "return") statement. In each case, the program counter of the microprocessor will start executing code from a predetermined location of the firmware stored in the flash memory, and will not begin executing unknown code as was done with the prior art.

[0052] Those skilled in the art will readily observe that numerous modifications and alterations of the device may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes

